



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) Publication number : 0 482 927 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number : 91309839.8

(51) Int. Cl.⁵ : H04B 1/30

(22) Date of filing : 24.10.91


(30) Priority : 25.10.90 JP 285750/90

(43) Date of publication of application :
29.04.92 Bulletin 92/18(84) Designated Contracting States :
BE DE FR GB IT NL SE(71) Applicant : NEC CORPORATION
7-1, Shiba 5-chome Minato-ku
Tokyo 108-01 (JP)(72) Inventor : Ichihara, Masaki, c/o NEC
Corporation
33-1, Shiba 5-chome
Minato-ku, Tokyo (JP)(74) Representative : Abnett, Richard Charles et al
REDDIE & GROSE 16 Theobalds Road
London WC1X 8PL (GB)

(54) Digital radio receiver.

(57) In a digital radio receiver, an amplitude limiter circuit (20, 21) is included for producing a constant-amplitude IF signal from a received digitally modulated IF signal. An orthogonal detector (22) orthogonally mixes the constant-amplitude signal with a reference carrier and produces an in-phase baseband signal (I) and a quadrature-phase baseband signal (Q). The baseband signals are converted (24, 25) to first and second digital signals, and supplied to respective multipliers (26, 27). A logarithmic detector circuit (30) is coupled to the amplitude limiter (20) for generating a signal representative of the amplitude of the received IF signal. The logarithmic scale of the amplitude signal is converted to a linear scale by a logarithmic-to-linear converter circuit (32, 33) and the resultant supplied to the multipliers (26, 27) in which it is multiplied with the digital baseband signals. The outputs of the multipliers are coupled to an equalizer (28) for eliminating bit errors, such as a maximum likelihood sequence estimation (MLSE) equaliser. The amplitude limiter may comprise a series of tapped limiter amplifiers, and the logarithmic detector circuit may comprise a corresponding plurality of detectors, coupled to the tap points of the series of amplifiers, and an adder (Fig.3).

FIG. 2



EP 0 482 927 A2

BACKGROUND OF THE INVENTION

The present invention relates generally to digital radio communications systems, and more specifically to a digital radio receiver for mobile communications systems in which the receiver suffers from multipath fading and interference.

In digital mobile radio, orthogonal modulation techniques are employed for conveying TDM (time division multiplex) signals. To overcome bit errors caused by multipath fading and interference, maximum likelihood sequence estimation technique is known. A known digital radio receiver includes a linear amplifier for linearly amplifying IF (intermediate frequency) input signal to produce an output $X \cdot \cos(2\pi f_c + \theta t)$, where X is the amplitude of the IF input and f_c is the carrier frequency. An orthogonal detector provides mixing of the amplifier output with a local carrier $A \cdot \cos 2\pi f_c$ for detecting the in-phase baseband component ($I = aX \cdot \cos \theta t$) and the quadrature-phase baseband component ($Q = aX \cdot \sin \theta t$) of the transmitted signal, where A is the amplitude of the local carrier, where a is a constant and the phase component θt contains the information to be conveyed. After conversion to digital form, the I and Q signals are fed into a digital demodulator to recover the transmitted information using the MLSE adaptive equalization technique. In the adaptive equalization process the amplitude component ' aX ' provides useful information for eliminating bit errors caused by multipath fading and interference. However, with mobile radio the amplitude component ' aX ' varies significantly with the length of signal propagation path as well as with variations characteristic of the individual path, giving a variation range of 80 dB in a worst condition. Because of the wide dynamic range, the amplitude components ' aX ' of the baseband signals cannot properly be represented by digital signals of a practical bit length. Although the long-term variations of the I and Q signals may be significantly compressed by the use of an AGC (automatic gain controlled) amplifier may be used, instead of the linear IF amplifier, by appropriately proportioning the AGC time constants, the short-term variations are passed through the AGC amplifier and produce quantum noise.

In order to reduce errors caused by the multipath fading and quantum noise, a digital radio receiver as shown in Fig. 1 has been proposed. According to this prior art, the dynamic range of IF signal is compressed by the use of a logarithmic amplifier 1. A low-pass filter 2 is provided for removing harmonic components that are produced as a result of the nonlinear amplification. The filtered signal is applied an orthogonal detector 3 in which it is mixed with the local carrier from oscillator 4 to produce an in-phase baseband signal ($I = a \cdot \log X \cdot \cos \theta t$) and a quadrature phase signal ($Q = a \cdot \log X \cdot \sin \theta t$), which are converted to digital signals by A/D converters 5 and 6 and fed into

multipliers 7 and 8. On the other hand, a detector 11 is coupled to the output of amplifier 1 to produce a DC signal representative of the amplitude of the IF signal. After conversion to digital form by A/D converter 12, the logarithmic scale of the DC signal is converted to a linear scale by a logarithmic-to-linear converter 13 and applied to multipliers 7 and 8 in which the I and Q signals are modified linearly with the amplitude signal. The outputs of multipliers 7 and 8 are coupled to an MLSE equalizer 9 to equalize the multiple propagation paths. The equalized signals are fed into a demodulator 10 to produce a replica of the original digital signal.

Since the logarithmic amplifier is not ideal from the view point of amplitude compression, each of the I and Q signals contains the amplitude component of the IF signal at the inputs of multipliers 7 and 8, and the multiplication process generate) outputs containing a product component of the amplitude representative signals. Thus, the input signals of the equalizer differ from what is desired for equalization.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide digital demodulation of orthogonal digital baseband signals without introducing components undesirable for eliminating errors caused by multipath fading and interference.

According to the present invention, an amplitude limiter circuit is included for maintaining the amplitude of a received digitally modulated signal at a constant value. An orthogonal detector provides orthogonal mixing of the constant-amplitude signal with a reference carrier and produces a first baseband signal in phase with the reference carrier and a second baseband signal in quadrature phase with the reference carrier. The first and second baseband signals are converted to first and second digital signals, respectively, and supplied to multipliers. A logarithmic detector circuit is coupled to the amplitude limiter for producing a signal representative of the amplitude of the modulated signal. A logarithmic-to-linear converter circuit is coupled to the logarithmic detector for converting the logarithmic scale of the amplitude representative signal to linear scale. The first and second digital signals are multiplied with the linear-scale amplitude representative signal and supplied to a digital equalizer for eliminating bit errors arising from multipath fading and interference. To the output of the equalizer is connected a digital demodulator for producing a replica of the modulating signal.

In a preferred embodiment, the amplitude limiter circuit comprises a series of tapped limiter amplifiers for defining successive tap points, and the logarithmic detector comprises a plurality of detectors connected respectively to the tap points of the amplitude limiter and an adder for summing the outputs of the detectors to

produce the amplitude representative signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be described in further detail with reference to the accompanying drawings, in which:

Fig. 1 is a block diagram of a prior art digital radio receiver;

Fig. 2 is a block diagram of a digital radio receiver according to the present invention; and

Fig. 3 is a circuit diagram illustrating details of the amplitude limiter and logarithmic detector of Fig. 2.

DETAILED DESCRIPTION

Referring now to Fig. 2, there is shown a digital radio receiver according to present invention. The receiver comprises an amplitude limiter 20 for limiting the amplitude varying range of an IF Input signal and producing a constant-amplitude signal for coupling to a low-pass filter 21 to remove harmonic components produced as a result of the nonlinear relationship between the input and output of amplitude limiter 20. The output of filter 21 is fed into an orthogonal detector 22 in which it is mixed with a local carrier supplied from oscillator 23 to produce an I signal ($I = a \cdot \cos \theta t$) and a Q signal ($Q = a \cdot \sin \theta t$). These baseband signals are converted to digital form by A/D converters 24 and 25, the outputs of which are coupled to multipliers 26 and 27, respectively. An MLSE equalizer 28 is coupled to the output of multipliers 26, 27 to produce equalized I and Q signals for coupling to a demodulator 29.

Since both I and Q signals contain no trace of the amplitude component 'X' mentioned previously, they are applied to A/D converters 24 and 25 at an optimum level by appropriately determining the integer 'a'. A logarithmic detector 30 is connected to the amplitude limiter 20 to logarithmically detect the IF signal and produce a DC signal indicative of the amplitude of the IF input signal. The DC output of logarithmic detector 30 is coupled to a delay circuit 31 so that its output signal is synchronized with the I and Q signals. The delayed signal is applied to an A/D converter 32 and converted to digital form and applied to a logarithmic-to-linear converter 33 in which the logarithmic scale of the amplitude representative signal is converted to a linear scale and applied to multipliers 26 and 27 in which they are multiplied with the digital I and Q signals. Since the amplitude limiting action of limiter 20, no trace of amplitude component of the IF signal is contained in the I and Q baseband signal, the outputs of multipliers 26 and 27 contain no components other than those useful for equalization.

A preferred form of the amplitude limiter 20 and logarithmic detector 30 is shown in Fig. 3. As illustrated, the amplitude limiter 20 comprises a plurality

of limiter amplifiers 40. Amplifiers 40 are series-connected to form successive tap points between the IF input terminal and the input of low-pass filter 21. The logarithmic detector 30 comprises a plurality of detectors 41 connected respectively to the tap points of amplitude limiter 20. The outputs of detectors 41 are summed by an adder 42 to produce the amplitude representative signal for coupling to delay circuit 31. Each of the limiting amplifiers 40 has an amplification gain of 10 dB so that the dynamic range of the IF signal is determined by the product of the value of 10-dB and the number of the limiting amplifier stages. For a given dynamic range of the IF input signal, the resolution of the amplitude representative signal increases with respect to the logarithmic amplitude as a function of the number of limiter stages with a decreasing value of amplification gain.

Claims

1. A digital radio receiver comprising:
 - means for receiving an orthogonally modulated signal and producing a modified version of the received signal;
 - orthogonal detector means (22) coupled to the receiving means for orthogonally mixing the modified signal with a reference carrier and producing a first baseband signal in phase with the reference carrier and a second baseband signal in phase quadrature with the reference carrier;
 - analog-to-digital converter means (24, 25) for converting the said first and second baseband signals to first and second digital baseband signals, respectively;
 - logarithmic-to-linear converter means (33) coupled to the receiving means for converting logarithmic scale to linear scale;
 - multiplier means (26, 27) for multiplying the first and second digital baseband signals with the linear-scale amplitude representative signal from the logarithmic-to-linear converter means;
 - equaliser means (28) coupled to the multiplier means for equalising the multiplied first and second digital baseband signals to produce first and second equalised digital signals; and
 - demodulator means (29) coupled to the equaliser means for recovering a modulating signal from the first and second equalised digital signals;
 - characterised in that the receiving means comprises amplitude limiter means (20, 21) for receiving an orthogonally modulated signal and producing a constant amplitude version of the received signal, in that the orthogonal detector means (22) is coupled to the amplitude limiter means for orthogonally mixing the constant amplitude signal with the reference carrier, and by

logarithmic detector means (30) coupled between the amplitude limiter means (20) and the logarithmic-to-linear converter means (32, 33) for generating a signal representative of the amplitude of the orthogonally modulated signal received by the amplitude limiter means. 5

2. A digital radio receiver as claimed in claim 1, wherein the amplitude limiter means (20) comprises a series of tapped limiter amplifiers (40) for defining successive tap points, and wherein the logarithmic detector means (30) comprises a plurality of detectors (41) coupled respectively to the tap points and an adder (42) for summing outputs of the detectors to produce the amplitude representative signal. 10 15
3. A digital radio receiver as claimed in claim 2, wherein the limiter amplifiers (40) have equal values of amplification gain. 20
4. A digital radio receiver as claimed in claim 1, 2 or 3, wherein the equalizer means (28) is a maximum likelihood sequence estimation (MLSE) equalizer. 25
5. A digital radio receiver as claimed in claim 1, 2, 3 or 4, wherein the orthogonally modulated signal received by the amplitude limiter means (20) is an IF (intermediate frequency) signal, and a constant-amplitude version of the received IF signal is produced by the amplitude limiter means. 30
6. The use of a digital radio receiver as claimed in claim 1 to receive an orthogonally modulated intermediate frequency signal, whereby the amplitude limiter means provides a constant amplitude version of the received intermediate frequency signal. 35 40

45

50

55

4

FIG. 1 PRIOR ART




FIG. 2





FIG. 3





Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number : 0 482 927 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number : 91309839.8

(51) Int. Cl.⁵ : H04B 1/30

(22) Date of filing : 24.10.91

(30) Priority : 25.10.90 JP 285750/90

(43) Date of publication of application :
29.04.92 Bulletin 92/18

(84) Designated Contracting States :
BE DE FR GB IT NL SE

(88) Date of deferred publication of search report :
21.10.92 Bulletin 92/43

(71) Applicant : NEC CORPORATION
7-1, Shiba 5-chome Minato-ku
Tokyo 108-01 (JP)


(72) Inventor : Ichihara, Masaki, c/o NEC
Corporation
7-1, Shiba 5-chome
Minato-ku, Tokyo (JP)

(74) Representative : Abnett, Richard Charles et al
REDDIE & GROSE 16 Theobalds Road
London WC1X 8PL (GB)

(54) Digital radio receiver.

(57) In a digital radio receiver, an amplitude limiter circuit (20, 21) is included for producing a constant-amplitude IF signal from a received digitally modulated IF signal. An orthogonal detector (22) orthogonally mires the constant-amplitude signal with a reference carrier and produces an in-phase baseband signal (I) and a quadrature-phase baseband signal (Q). The baseband signals are converted (24, 25) to first and second digital signals, and supplied to respective multipliers (26, 27). A logarithmic detector circuit (30) is coupled to the amplitude limiter (20) for generating a signal representative of the amplitude of the received IF signal. The logarithmic scale of the amplitude signal is converted to a linear scale by a logarithmic-to-linear converter circuit (32, 33) and the resultant supplied to the multipliers (26, 27) in which it is multiplied with the digital baseband signals. The outputs of the multipliers are coupled to an equalizer (28) for eliminating bit errors, such as a maximum likelihood sequence estimation (MLSE) equaliser. The amplitude limiter may comprise a series of tapped limiter amplifiers, and the logarithmic detector circuit may comprise a corresponding plurality of detectors, coupled to the tap points of the series of amplifiers, and an adder (Fig.3).

FIG. 2



EP 0 482 927 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 91 30 9839

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
Y	"High bit-rate digital mobile radio transmission with a decision feedback equalizer." Suzuki et al. BOSTON ICC 11-14 June 1989 IEEE International Conference on Communications. * page 171, right column, line 27 - page 172, left column, line 12; figure 2 *	1	H04B1/30
A	GB-A-2 179 810 (BRITISH BROADCASTING CORPORATION) * abstract; figure 1 *	1	
A	FR-A-2 341 981 (SIEMENS AKTIENGESELLSCHAFT) * page 6, line 1 - line 24; figure 5 *	2,3	
P,Y	EP-A-0 395 368 (NEC CORPORATION)	1	
A	* the whole document *	5,6	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H04B H04L H03G
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 14 AUGUST 1992	Examiner GOULDING C. A.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>I : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>A : member of the same patent family, corresponding document</p>			

EPO FORM 150 01.82 (P0601)